

(19)

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 1 146 736 A1

(12)

EUROPEAN PATENT APPLICATION
published in accordance with Art. 158(3) EPC

(43) Date of publication:
17.10.2001 Bulletin 2001/42

(51) Int Cl.7: H04N 5/44

(21) Application number: 00976316.0

(86) International application number:
PCT/JP00/08113

(22) Date of filing: 17.11.2000

(87) International publication number:
WO 01/37555 (25.05.2001 Gazette 2001/21)

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

• MORIWAKI, Hisayoshi, Sony Corporation
Tokyo 141-0001 (JP)
• FURUI, Sunao, Sony Corporation
Tokyo 141-0001 (JP)
• HAMADA, Ichiro, Sony Corporation
Tokyo 141-0001 (JP)

(30) Priority: 17.11.1999 JP 32716199

(74) Representative:
Robinson, Nigel Alexander Julian
D. Young & Co.,
21 New Fetter Lane
London EC4A 1DA (GB)

(71) Applicant: Sony Corporation

Tokyo 141-0001 (JP)

(72) Inventors:


• NAKAMURA, Masashi, Sony Corporation
Tokyo 141-0001 (JP)

(54) **METHOD AND APPARATUS FOR DIGITAL SIGNAL PROCESSING AND METHOD OF PROVIDING EXTENSION FUNCTION**

(57) Elements necessary for a digital television receiver are structured as blocks that are a plurality of digital signal processing blocks and a host arithmetic operation processing block. The blocks are connected through a general-purpose bus. Commands for controlling operations of the blocks and data of streams are transferred through the bus. An extension plug-in card for a new service can be attached and detached to / from

the bus. The extension plug-in card has hardware that accomplishes an extension function and a script for commands of the hardware. When the extension plug-in card is attached to the bus through an interface, the script for the commands is automatically uploaded to the host arithmetic operation processing block side. The host arithmetic operation processing block can operate the extension plug-in card corresponding to the transferred script for the commands.

Fig. 2



Description**Technical Field**

[0001] The present invention relates to a digital signal processing apparatus, a system thereof, and an extension function providing method that are suitable for a digital broadcast receiving device that receives a satellite digital broadcast or a ground wave digital broadcast, in particular, to those that allow the receiving device to be effectively designed, easily design-changed, and easily applied for an added service and an improved function.

Background Art

[0002] Analog television broadcasts are becoming changed to digital television broadcasts. So far, digital satellite broadcast services using CS (Communication Satellites) have been started. In addition, digital satellite broadcast services using BS (Broadcasting Satellites) are being prepared. Moreover, digital television broadcasts using ground waves are scheduled to be started.

[0003] In digital television broadcasts, since the frequency efficiency is improved, more channels can be assigned than analog television broadcasts. In addition, HDTV (High Definition Television) broadcasts can be easily performed. Moreover, in digital television broadcasts, various services such as bidirectional service, data delivery service, and video-on-demand that are not available in conventional analog television broadcasts can be accomplished.

[0004] A television receiver that receives such a digital television broadcast is conventionally structured as shown in Fig. 1.

[0005] In Fig. 1, a received signal is supplied from an input terminal 101 to a tuner circuit 102. In the case of a CS digital broadcast, a signal of 12 GHz band is received by a parabola antenna (not shown). The received signal is converted into a signal of 1 GHz band by a low noise converter disposed in the parabola antenna. The converted signal is supplied to the tuner circuit 102. The tuner circuit 102 selects a carrier frequency signal of a desired channel from the received signal and performs a demodulating process and an error correcting process for the selected signal. As a result, the tuner circuit 102 decodes the selected signal to a transport stream composed of video packets and audio packets.

[0006] An output of the tuner circuit 102 is supplied to a demultiplexer 103. The demultiplexer 103 separates the transport stream into video packets and audio packets.

[0007] The video packets are supplied to a video decoder 104. The audio packets are supplied to an audio decoder 105. The video decoder 104 performs a decompressing process for the video packets corresponding to for example the MPEG 2 (Moving Picture Experts Group) system so as to decode the video packets to vid-

eo data. In addition, the audio decoder 105 performs a decompressing process for the audio packets corresponding to the MPEG system so as to decode the audio packets to audio data.

5 [0008] The video data decoded by the video decoder 104 is supplied to a graphics processing circuit 106. The graphics processing circuit 106 performs a picture process. An output of the graphics processing circuit 106 is output from an output terminal 107. An output of the audio decoder 105 is output from an output terminal 108.

10 [0009] The tuner circuit 102, the demultiplexer 103, the video decoder 104, the audio decoder 105, and the graphics processing circuit 106 are controlled by an MPU (Micro Processor Unit) 111. A bus 111 extends from the MPU 111. The tuner circuit 102, the demultiplexer 103, the video decoder 104, the audio decoder 105, and the graphics processing circuit 106 are connected to the bus 110.

15 [0010] In addition, a modem 112 and for example an IEEE (Institute of Electrical and Electronics Engineers) 1394 interface 113 are connected to the bus 110. The modem 112 is used to perform a charging process. The IEEE 1394 Interface 113 exchanges a stream with an external device.

20 [0011] As was described above, in a conventional receiver for a digital television broadcast, the entire receiver is controlled by an MPU. The MPU centrally controls each portion of hardware using commands thereof in consideration of precise timing levels thereof.

25 [0012] However, in that method of which the MPU centrally controls the entire device in consideration of each portion of the hardware, since the design work should be performed for each device, if the design of the device is changed, software should be largely rewritten

30 and hardware should be largely changed. Thus, the developing efficiency of such a method is low. In addition, since parts cannot be used in common or structured as modules, the cost of the device may rise. In addition, the size of the device may become large. Moreover, digital television broadcasts provide various types of services. Thus, in the method of which the MPU centrally manages the entire device, it is difficult to deal with new services.

35 [0013] To solve such a problem, functions necessary for a television receiver may be structured as blocks and connected through a common bus. When such a bus is used, the design efficiency of the device can be improved and the design change thereof can be easily performed.

40 [0014] In addition, when a bus is standardized, by adding hardware for providing an extension function to the bus, a new service can be used. For example, when an extension plug-in card for an extension function is prepared and connected to the bus through an interface,

45 55 various functions and services may be newly added.

[0015] However, when hardware for an extension function is connected to the bus, to cause the hardware to operate, the host MPU should recognize the hard-

ware and issue commands to the hardware. To allow the host MPU to issue commands to the hardware, software may have to be installed to the host MPU. The install work for the software may be troublesome for non-experienced users of television receivers.

[0016] Therefore, an object of the present invention is to provide a digital signal processing apparatus, a system thereof, and an extension function providing method that allow hardware for an extended function to be easily connected to a bus for a device of which required functions are structured as blocks and connected through a standardized bus.

Disclosure of the Invention

[0017] The present invention is a digital signal processing apparatus, comprising:

a plurality of digital signal processing blocks and a host arithmetic operation processing block as functions necessary for processing a digital signal; a bus for connecting the host arithmetic operation processing block and the plurality of digital signal processing blocks; and an interface for an extension function providing medium connected to the bus, wherein the extension function providing medium has:

a means for accomplishing an extension function; and a script embedding a command for operating the extension function, and wherein when the extension function providing medium is attached to the bus through the interface, the script is sent to the host arithmetic operation processing block side and a function of the extension function providing medium is operated corresponding to the command embedded in the script.

[0018] The present invention is a digital signal processing system, comprising:

a digital signal processing apparatus having:

a plurality of digital signal processing blocks and a host arithmetic operation processing block as functions necessary for processing a digital signal; a bus for connecting the host arithmetic operation processing block and the plurality of digital signal processing blocks, and an interface for an extension function providing medium connected to the bus; and an extension function providing medium attached to the interface of the extension function providing medium on the digital signal process-

ing side, wherein the extension function providing medium has:

5 a means for accomplishing an extension function; and a script embedding a command for operating the extension function, and wherein when the extension function providing medium is attached to the bus through the interface, the script is sent to the host arithmetic operation processing block side and a function of the extension function providing medium is operated corresponding to the command embedded in the script.

[0019] The present invention is an extension function providing method, comprising the steps of:

10 structuring functions necessary for processing a digital signal as a plurality of digital signal processing blocks and a host arithmetic operation processing block; connecting the host arithmetic operation processing block and the plurality of digital signal processing blocks through a bus; and providing an interface for an extension function providing medium connected to the bus, wherein the extension function providing medium has:

15 a means for accomplishing an extension function; and a script embedding a command for operating the extension function, and wherein when the extension function providing medium is attached to the bus through the interface, the script is sent to the host arithmetic operation processing block side and a function of the extension function providing medium is operated corresponding to the command embedded in the script.

20 [0020] Elements necessary for a digital television receiver are structured as blocks and connected through a general-purpose bus. In addition, an extension plug-in card for a new service can be attached and detached to / from the bus. The extension plug-in card has hardware that accomplishes an extension function and a script that describes a command for controlling the hardware. When the extension plug-in card is attached to the bus through an interface, the script is automatically uploaded to the host arithmetic operation processing block side. The host arithmetic operation processing block can operate the extension plug-in card corresponding to the transferred script. Thus, when new hardware is added, it is not necessary to install software.

Brief Description of Drawings

[0021] Fig. 1 is a block diagram showing an example of a conventional receiving device for a digital television broadcast; Fig. 2 is a block diagram for explaining the basic structure of the present invention; Fig. 3 is a schematic diagram for explaining generations of commands and a screen display; Fig. 4 is a schematic diagram for explaining a command sent from a host processor; Fig. 5 is a schematic diagram for explaining a command sent from the host processor; Fig. 6 is a flow chart for explaining the case that a driver is installed; Fig. 7 is a block diagram showing an example of a television receiver according to the present invention; Fig. 8 is a block diagram showing an example of an encrypting process performed in the television receiver according to the present invention; Fig. 9 is a block diagram showing another example of the encrypting process performed in the television receiver according to the present invention; Fig. 10 is a perspective view for explaining the television receiver according to the present invention; Fig. 11 is a block diagram for explaining the case that an extension plug-in card is attached to the television receiver according to the present invention; Fig. 12 is a schematic diagram for explaining generations of commands and a display screen in the case that a new device is attached; Fig. 13 is a flow chart for explaining the case that the extension plug-in card is attached to the television receiver according to the present invention; and Fig. 14 is a flow chart for explaining the case that the extension plug-in card is attached to the television receiver according to the present invention.

Best Modes for Carrying out the Invention

[0022] Next, with reference to the accompanying drawings, an embodiment of the present invention will be described. According to the embodiment of the present invention, a digital television receiver is structured in such a manner that elements necessary for the digital television receiver are structured as blocks and connected through a bus.

[0023] When elements necessary for a digital television receiver are structured as blocks and connected through a bus, various types of digital television broadcasts that vary in carrier waves, modulating systems, and compressing systems can be handled. Thus, the developing efficiency of digital television receivers is improved. In addition, when a new service is started, by adding hardware for the service, the device can easily handle the service.

[0024] Fig. 2 shows the basic structure of a digital television receiver of which elements necessary for the receiver are structured as blocks and connected through a bus.

[0025] In Fig. 2, a digital television receiver 1 is structured in such a manner that blocks 11, 12, 13, 14, 15, and 16 necessary for the digital television receiver 1 are

connected to a bus 10. The blocks 11, 12, 13, 14, 15, and 16 necessary for the digital television receiver are a host MPU block 11, an AV signal processing block 12, a front end block 13, an Interface block 14, a plug-in interface block 15, and a built-in feature block 16 that are connected to the bus 10.

[0026] The host MPU block 11 controls the entire receiver. The AV signal processing block 12 performs a decompressing process for a video stream and an audio stream and a graphic process. The front end block 13 selects a carrier wave signal of a desired channel from a received television broadcast and performs a demodulating process, an error correcting process, and so forth for the selected signal so as to decode the video stream and the audio stream. The Interface block 14 is an interface such as the IEEE 1394 interface for connecting the receiver with an external device. The plug-in Interface block 15 is an interface for connecting the receiver with hardware for an extension function. The built-in feature block 16 accomplishes a required built-in function.

[0027] Chronological successive streams of video data and audio data, commands, and data are transferred to the bus 10. The commands are high level layer commands that are not on real time basis and that do not depend on hardware structure, not low level layer commands for directly controlling hardware. For example, a command "Receive a frequency of X channel." is issued to the front end block 13. Those commands are also general-purpose script type commands such as "Enlarge (or reduce) the screen." or "Draw a circle." that are issued to the AV signal processing block 12.

[0028] When a script is described with hypertext, such operations can be easily accomplished.

[0029] In other words, as shown in Fig. 3, a script of which up - down keys 201A and 201B and enlarge - reduce keys 201C and 201D are displayed and commands CMD1 to CMD4 corresponding to the indications 201A to 201E are embedded is created with hypertext. When such a script is displayed, a screen shown in Fig. 3 is displayed on a screen of a browser. When the indications 201A to 201D for the channel up - down buttons and screen enlarge - reduce buttons are clicked, commands CMD1 to CMD4 corresponding thereto are generated. The commands are sent to the relevant blocks 11 to 16. When a block receives such a command, the block performs a process corresponding to the command. To cause each block to perform more complicated process, JAVA or the like can be used.

[0030] Of course, the present invention is not limited to the use of hypertext and JAVA.

[0031] The physical structure of the bus 10 is standardized. The blocks 11, 12, 13, 14, 15, and 16 are designed so that they comply with the standardized bus. Basic blocks such as the host MPU block 11, the Interface block 14, and the plug-in interface block 15 may be disposed on a mother board. The other blocks 12, 13, and 16 may be disposed on a daughter board. The

blocks 12, 13, and 16 may be connected to the stand-
ardized bus. Alternatively, the individual blocks 11, 12,
13, 14, 15, and 16 may be structured as integrated cir-
cuits or modules.

[0032] In the above example, the receiver is divided
into the host MPU block 11, the AV signal processing
block 12, the front end block 13, the interface block 14,
the plug-in Interface block 15, and the built-in feature
block 16. However, it should be noted that the dividing
method is not limited to such an example.

[0033] Of course, when each block is disposed on a
board, one block is not always composed of one board.
In other words, two or more functional blocks may be
disposed on one board. For example, the host MPU
block 11 and the interface block 14 may be disposed on
one board. Of course, one block may be composed of
a plurality of boards.

[0034] Each of the block 11, 12, 13, 14, 15, and 16
interprets a command received through the bus 10, ex-
ecutes a process corresponding to the command, and
processes a stream and data received through the bus
10.

[0035] Since a command that does not largely depend
on hardware is received through the bus 10, each of the
blocks 12, 13, 14, 15, and 16 has a CPU (Central
Processing Unit) in many cases so as to interpret the
received command and process it. The CPU of each of
the blocks 12, 13, 14, 15, and 16 interprets a received
command and executes a process corresponding to the
command. Each of the blocks 12, 13, 14, 15, and 16 has
a driver that operates hardware corresponding to the re-
ceived command. A portion that largely depends on
hardware completes a process in the block thereof.

[0036] In other words, as shown in a conceptual dia-
gram shown in Fig. 4, the host MPU block 11 side has
a high level interface HIF for a process with a high level
command that is a general purpose command and that
does not depend on hardware. On the other hand, each
of the blocks 12, 13, 14, and 15 side has a driver DRV
that interprets a high level command and performs a
process that more depends on hardware and a low level
interface LIF that directly controls the hardware.

[0037] The host MPU block 11 side sends a high level
command through the high level interface HIF and trans-
fers it to each block through the bus 10. The driver DRV
of each block interprets a high level command. In that
case, portions that depend on hardware are handled by
the driver DRV of each of the blocks 12, 13, 14, and 15.

[0038] On the other hand, as shown in Fig. 5, the host
MPU block 11 side may have a driver DRV. However, in
the case shown in Fig. 5, when new hardware is added
or hardware is changed, a new driver DRV should be
installed or the existing driver DRV should be changed.

[0039] High speed streams such as streams of video
data and audio data and data that is not on real time
basis such as commands and data are transferred to
the bus 10. A bus that can transfer different types of data
may have two bands that are a band for a high speed

stream such as video data and audio data and a band
for data that is not on real time basis such as commands.
Alternatively, data may be assigned priority in such a
manner that streams of video data and audio data are
assigned high priority so that the streams of video data
and audio data are transmitted at high speed.

[0040] A command that is transmitted to the bus 10 is
for example a script type command that is not on real
time basis unlike a timing control command. Thus, the
data amount of a command that is sent can be remark-
ably suppressed. Consequently, the same bus 10 can
send both commands and streams of video data and
audio data.

[0041] In such a manner, the digital television receiver
is structured in such a manner that the individual blocks
11, 12, 13, 14, 15, and 16 are connected through the
bus 10 and commands, streams, and data are ex-
changed through the bus 10. Thus, the digital television
receiver can easily handle various types of television
broadcasts. Consequently, the developing environment
of the receiver is remarkably improved.

[0042] For example, when a ground wave digital
broadcast is started, a television receiver that receives
it should be newly developed. However, when the re-
ceiver is designed from the beginning as the service the
ground wave digital broadcast is started, the developing
efficiency of the receiver becomes low.

[0043] Although the carrier frequency, modulating
system, error correcting system, transport stream struc-
ture, and so forth of the conventional digital satellite
broadcasts are different from those of ground wave digi-
tal broadcasts, when other systems of the conventional
digital satellite broadcasts are the same as those of the
ground wave digital broadcasts, only the AV signal
processing block 12 and the front end block 13 for the
ground wave digital broadcasts can be developed. In
that case, as the services of the ground wave digital
broadcasts are started, an AV signal processing block
12A for ground wave digital broadcasts and a front end
block 13A for ground wave digital broadcasts are devel-
oped. When only the AV signal processing block 12 and
the front end block 13 are substituted with the AV signal
processing block 12A and the front end block 13A, res-
pectively, the television receiver can handle the ground
wave digital broadcasts that will be newly started. Thus,
it is not necessary to develop a receiver for ground wave
digital broadcasts from the beginning. Even if particular
portions for ground wave digital broadcasts are re-
quired, only those portions can be newly developed. In
addition, the operation of the receiver can be changed
by changing the application program of the host MPU
block 11.

[0044] Likewise, receivers for digital television broad-
casts through satellites in European countries and re-
ceivers for digital television broadcasts of US CATV sta-
tions can be easily developed without need to newly de-
sign those receivers from the beginning.

[0045] In CS digital broadcasts, a television receiver

has a modem that is used for a charging process and that is connected to a management company through a telephone line. In such a case, a modem 16A is disposed as the built-in feature 16. Thus, a device necessary for receiving such a broadcast service can be easily mounted as the built-in feature block 16.

[0046] In addition, a music data downloading service, a video-on-demand service, and other services are expected. To receive a new service, hardware may be added. In that case, the hardware is added as a device attached to the plug-in interface block 15.

[0047] When a block is replaced with another one or when a new device is attached to the plug-in interface block 15, a driver thereof may be required. In such a case, the driver may be stored in a memory of the block or a memory of the device attached to the plug-in interface block 15. When the block is replaced or the device is attached to the plug-in interface block 15, the driver may be automatically installed. In that case, the operability is improved.

[0048] In addition, as shown in Fig. 6, when a block is replaced or when a device is attached to the plug-in interface block 15, a service center may be called and a relevant driver may be downloaded therefrom.

[0049] In other words, as shown in Fig. 6, it is determined whether a block has been replaced or a new device has been attached to the plug-in interface block 15 (at step S101). When a block has been replaced or a new device has been attached to the plug-in interface block 15, the replaced device or the new device is recognized (at step S102). Thereafter, the service center is called by a telephone (at step S103). When the service center is called, software of the driver corresponding to the recognized device is transmitted through the telephone line. As a result, the software of the driver is downloaded (at step S104).

[0050] Alternatively, software of the driver may be downloaded with a digital satellite broadcast signal or a digital ground wave broadcast signal.

[0051] Of course, only when each block requires a driver as shown in Fig. 4, the driver should be installed. Thus, when commands for individual blocks are high layer commands, it is not necessary to install a driver. However, in that case, when software of a portion that depends on hardware is changed, it may be necessary to install a relevant driver.

[0052] As described above, digital television broadcasts are performed through various transmission mediums such as a satellite, a ground wave, a CATV network, and a television line. Carrier waves, modulating systems, and compressing systems used for digital television broadcasts vary depending on transmission mediums, countries and areas, broadcasting companies, and so forth. In addition, in digital television broadcasts, various services such as HDTV broadcast, data delivery service, and video-on-demand service are expected. Thus, receivers for digital television broadcasts corresponding to various transmission mediums, areas, serv-

ices, and so forth should be developed.

[0053] As described above, blocks that accomplish individual functions of a television receiver are connected to a standardized bus. Streams of video data and audio data and commands are exchanged through the standardized bus. In that case, the developing efficiency of television receivers is improved. In addition, various types of television receivers can easily handle services that will be newly started.

5 [0054] Fig. 7 shows an example of the real structure of such a television receiver. In Fig. 7, an internal bus 22 extends from a host MPU 21. A ROM (Read Only Memory) 23 is connected to the bus 22. An additional logic 24 is connected to the internal bus 22 so as to extend a function.

10 [0055] The ROM 23 stores an application program for operating the entire television receiver. An SDRAM 25 is connected to the host CPU 21. The SDRAM 25 stores user's personal information and various types of setting information. The host CPU 21 is connected to a bus 30 through a bus controller 26.

15 [0056] The bus 30 is used to transmit streams of video data and audio data that are chronologically successive data and commands and data. The commands are high layer commands that do not depend on hardware and that are not on real time basis.

20 [0057] An AV signal processing block 31, a front end block 32, an external interface block 33, and a built-in feature block 34 are connected to the bus 30. In addition, the bus 30 has a plug-in interface 35. An extension plug-in card 36 can be attached to the plug-in interface 35.

25 [0058] A portion composed of the host MPU 21 may be disposed on a mother board. Each of the blocks 31, 32, 33, and 34 may be disposed on a daughter board.

30 [0059] The shapes and terminal positions of the mother board and the daughter board may be pre-designated so that the daughter boards of the blocks 31, 32, 33, and 34 may be attached and detached to / from the mother board of the host MPU 21. Alternatively, the blocks 31, 32, 33, and 34 may be structured as blocks or integrated circuits.

35 [0060] Data transferred among the host MPU 21, the blocks 31, 32, 33, and 34, and the extension plug-in card 36 through the bus 30 is managed by the bus controller 26. Alternatively, data may be directly transferred among the blocks 31, 32, 33, and 34 and the extension plug-in card 36 not through the host MPU 21 by the DMA (Direct Memory Access) control.

40 [0061] Data can be transferred from one block to one block. Alternatively, data can be transferred from one block to a plurality of blocks. In other words, data can be broadcast. The broadcast transferring operation can be used when a transport stream received from the front end block 32 is transmitted to the AV signal processing block 31 and the external interface block 33 at the same time so that while a picture is being reproduced, the transport stream can be transmitted to a device connected to the external interface block 33.

[0061] The AV signal processing block 31 extracts video packets and audio packets from the transport stream and decompresses the video packets and audio packets to original video data and audio data. The AV signal processing block 31 can perform a picture process for the decoded video data.

[0062] The AV signal processing block 31 has a CPU 41, a video decoder 42, an audio decoder 43, a demultiplexer 44, a graphics processing circuit 45, and a bridge circuit 46. The CPU 41, the video decoder 42, the audio decoder 43, the demultiplexer 44, the graphics processing circuit 45, and the bridge circuit 46 are connected to an in-chip bus 47.

[0063] The front end block 32 selects a desired carrier wave signal from the received signal, demodulates the selected carrier wave signal, performs an error correcting process for the demodulated signal, and outputs a transport stream. The front end block 32 has a front end pack 51 and a CPU 52. The front end pack 51 has a mixer circuit, a local oscillating circuit, an intermediate frequency amplifying circuit, a demodulating circuit, an error correcting circuit, and so forth that convert the received signal into an intermediate frequency signal.

[0064] The interface block 33 provides an interface with an external device corresponding to for example the IEEE 1394 standard. The external interface block 33 has an interface 61 corresponding to for example the IEEE 1394 standard and a CPU 62.

[0065] The built-in feature block 34 is used to provide an addition circuit necessary for receiving a digital broadcast. In a digital broadcast, received data is transferred through a telephone line so as to perform a charging process. To do that, a modem is disposed in the built-in feature block 34. The built-in feature block 34 has a circuit 71 that accomplishes an additional function (in this case, a modem) and a CPU 72.

[0066] The plug-in interface 35 provides an extension function for receiving a new service. The extension plug-in card 36 is attached to the plug-in interface 35. The extension plug-in card 36 has an extension function 81 and a CPU 82. The extension function 81 is composed of software and hardware that accomplish an extension function.

[0067] The structure shown in Fig. 7 composes a television receiver 20 that receives for example a digital CS broadcast. In that case, the front end block 32 that performs the QPSK demodulating process, the Viterbi decoding process, and the Reed-Solomon code error correcting process is used. The AV signal processing block 31 that decompresses video packets of transport streams compressed corresponding to the MPEG 2 system and audio packets compressed corresponding to the MPEG system is used.

[0068] In a digital CS broadcast, for example, a signal of 12 GHz band is used. A received signal of 12 GHz band transmitted from a satellite is received by a parabola antenna (not shown). The received signal is converted into a signal of around 1 GHz by a low noise converter

disposed in the parabola antenna and sent to the front end block 32. The front end block 32 selects a carrier wave signal of a desired channel from the received signal. The front end block 32 performs the QPSK demodulating process, the Viterbi decoding process, and the Reed-Solomon code error correcting process for the signal so as to decode the received signal to the transport stream.

[0069] At that point, the received channel is selected corresponding to a command sent from the host MPU 21 through the bus 30. The host MPU 21 sends a high layer command such as "Receive a frequency of X channel." through the bus 30. The command is sent from the bus 30 to the CPU 52 of the front end block 32. The CPU 52 interprets the command and generates a control signal for designating the received frequency to a desired carrier wave frequency corresponding to the command. In reality, the CPU 52 generates a control signal of the PLL that composes the local oscillator. As a result, the frequency of the received channel is designated.

[0070] The front end block 32 outputs a transport stream of packets of video data compressed corresponding to the MPEG 2 system and packets of audio data compressed corresponding to the MPEG system.

[0071] The transport stream is sent to the AV signal processing block 31 through the bus 30. Thereafter, the transport stream is sent from the AV signal processing block 31 to the demultiplexer 44 through the bridge 46 and the in-chip bus 47. The demultiplexer 44 separates the transport stream into video packets and audio packets. The video packets are sent to the video decoder 42. The audio packets are sent to the audio decoder 43. The video decoder 42 performs the decompressing process for the video data compressed corresponding to the MPEG 2 system so as to decode the video data. The audio decoder 43 performs the decompressing process for the audio data compressed corresponding to the MPEG audio system so as to decode the audio data. The video data decoded by the video decoder 42 is sent to the graphics processing circuit 45 through the in-chip bus 47. The graphics processing circuit 45 performs the picture process for the video data.

[0072] The picture process performed by the graphics processing circuit 45 depends on a command received from the host MPU 21 through the bus 30. A high layer command for example "Reduce (or enlarge) the screen." is sent from the host MPU 21 through the bus 30. The command is sent from the bus 30 to the CPU 41 through the bridge circuit 46. The CPU 41 interprets the command and generates a control signal for reducing / enlarging the screen in the designated size corresponding to the command. In reality, the CPU 41 sends a timing signal for reducing or enlarging the screen and a command for directly controlling hardware to the graphics processing circuit 45 corresponding to the received high layer command.

[0073] Thus, in that example, the individual functions necessary for structuring the television receiver 20 are

connected as the blocks 31, 32, 33, 34, and 35 to the bus 30. Commands and streams are transferred through the bus 30. When the bus 30 is standardized, the developing efficiency of a television receiver is improved. Thus, a television receiver corresponding to a change of a broadcasting system, a change of a service, or an addition of a service can be easily developed.

[0073] However, in that case, since streams composed of video packets and audio packets are directly transferred to the bus 30. Thus, an external device may be connected to the bus 30 so as to extract video packets and audio packets sent through the bus 30 and copy them to the device. When the bus 30 is standardized, there is a risk of which a device that is connected to the bus 30 and that extracts video packets and audio packets sent through the bus 30 is easily accomplished.

[0074] To protect contents, as shown in Fig. 8, encryption encoders / decoders 48, 58, 68, 78, and 88 are disposed in the blocks 31, 32, 33, 34, and 35, and the extension plug-in card 36 connected to the bus 30, respectively.

[0075] The encryption encoders / decoders 48, 58, 68, 78, and 88 encode streams of video packets and audio packets transferred from the blocks 31, 32, 33, 34, and 35 through the bus 30. Since streams of video packets and audio packets transferred through the bus 30 are encrypted in such a manner, the contents can be protected.

[0076] In that example, to protect contents that flow on the bus 30, the encryption encoders / decoders 48, 58, 68, 78, and 88 are disposed in the blocks 31, 32, 33, and 34, and the extension plug-in card 36, respectively. However, since the blocks 31, 32, 33, and 34 are housed in the set of the receiver, the risk of which contents are leaked out from the blocks 31, 32, 33, and 34 is relatively low. On the other hand, the bus 30 extends from the plug-in interface 35 to the outside. When a device that copies data is connected to the plug-in interface 35 and contents are extracted from the bus 30, the risk of which the contents are leaked out becomes the highest.

[0077] To prevent that, as shown in Fig. 9, an encoding encoder / decoder 89 may be disposed in the plug-in interface 35 so that data of contents that flow on the bus 30 is not leaked out from the plug-in interface 35.

[0078] In the television receiver 20 according to the present invention, when the extension plug-in card 36 is attached to the external extension bridge 35, a new function can be added so that the receiver can handle a new service.

[0079] In other words, as shown in Fig. 10, in the television receiver 20 structured as described above, a card attaching portion 91 is disposed on the front of the television receiver 20. The extension plug-in card 36 is attached to the card attaching portion 91. When the extension plug-in card 36 is attached to the card attaching portion 91, the extension plug-in card 36 is connected to the bus 30 through the plug-in interface 35.

[0080] When the extension plug-in card 36 is connect-

ed to the bus 30 through the plug-in interface 35, a function corresponding to a new service can be extended.

[0081] To allow the function of the extension plug-in card 36 that is attached to work, controlling software 5 may be required. The controlling software may be provided as a record medium such as a magnetic disk or an optical disc. The user may install the software to the television receiver. However, in that case, the user should spend time for the installing operation.

[0082] Thus, to prevent that, as shown in Fig. 11, a script is stored in the memory of the extension plug-in card 36. When the extension plug-in card 36 is attached, the script is uploaded to the main memory of the host MPU 21.

[0083] In other words, as shown in a conceptual diagram shown in Fig. 11, the extension plug-in card 36 has a command script CMD, a command interface CIF, and a driver DRV. When a new extension plug-in card 36 is attached, the host MPU 21 recognizes that the extension plug-in card 36 has been attached. Thereafter, the command script CMD for causing the extension plug-in card 36 to operate is uploaded to the host CPU 21 side. When the command script CMD is uploaded to the host MPU 21 side, the host MPU 21 side can generate a command for causing the extension plug-in card 36 that has been attached to operate.

[0084] When the extension plug-in card 36 is operated, a script engine SENG of the host MPU 21 side generates a command. The command is sent to the extension plug-in card 36 through the bus 30. The command interface CIF of the extension plug-in card 36 interprets the command. The driver DRV controls hardware corresponding to the received command.

[0085] When the extension plug-in card 36 is a device 35 that records and reproduces a program, as shown in Fig. 12, a script is described as hypertext that embeds CMD 11, CMD 12, CMD 13, CMD 14, and CMD 15 for rewind, stop, play, fast forward, and record commands corresponding to a rewind key 202A, a stop key 202B, a play 40 key 202C, a fast forward key 202D, and a record key 202C, respectively. When such a script is read, a screen as shown in Fig. 12 is displayed by a browser. When the keys 202A to 202E are clicked, the embedded commands are generated. Corresponding to the commands, the operation of the device is controlled.

[0086] Fig. 13 and Fig. 14 are flow charts showing such a process. In Fig. 13, when the extension plug-in card 36 is attached (at step S1), the host MPU 21 determines that the extension plug-in card 36 has been attached (at step S2). Thereafter, the host MPU 21 determines whether or not the attached card is the extension plug-in card 36 (at step S3). When the determined result of the host MPU 21 represents that the attached card is not the extension plug-in card 36, the host MPU 55 21 outputs an alarm (at step S4).

[0087] When the determined result of the host MPU 21 represents that the attached card is the extension plug-in card 36, the command script CMD stored in the

extension plug-in card 36 is uploaded (at step S5). When the command script CMD stored in the extension plug-in card 36 is uploaded, the host MPU 21 recognizes a command for the attached extension plug-in card 36 and performs a process for the attached extension plug-in card 36.

[0088] In Fig. 14, after the command script has been uploaded, when the user performs an operation for the extension plug-in card 36 (at step S11), the script is checked (at step S12). Thereafter, it is determined whether or not the checked result is correct (at step S13). When the checked result is not correct, an alarm is output (at step S14). When the checked result is correct, the script engine SENG interprets the script (at step S15) and issues a command (at step S15). The extension plug-in device is operated corresponding to the command (at step S17).

[0089] In the above-described example, the case that a new extension plug-in card 36 is attached was described. Likewise, when a new block is added to the bus 30, a command script for the new block can be uploaded in the same manner.

[0090] In the above example, a digital broadcast receiving device was described. However, the present invention can be applied to other devices such as a digital VTR.

[0091] According to the present invention, elements necessary for a digital television receiver are structured as blocks and connected through a general-purpose bus. In addition, an extension plug-in card for a new service can be attached and detached to / from the bus. The extension plug-in card has hardware that accomplishes an extension function and a script that describes a command for controlling the hardware. When the extension plug-in card is attached to the bus through an interface, the script is automatically uploaded to the host arithmetic operation processing block side. The host arithmetic operation processing block can operate the extension plug-in card corresponding to the transferred script. Thus, when new hardware is added, it is not necessary to install software.

Industrial Applicability

[0092] As described above, the present invention is particularly suitable for accomplishing a television receiver that receives various types of digital broadcasts that differ in carrier waves, modulating systems, compressing systems, and so forth.

Claims

1. A digital signal processing apparatus, comprising:

a plurality of digital signal processing blocks and a host arithmetic operation processing block as functions necessary for processing a

digital signal;
a bus for connecting said host arithmetic operation processing block and said plurality of digital signal processing blocks; and
an interface for an extension function providing medium connected to said bus,
wherein the extension function providing medium has:

means for accomplishing an extension function; and
a script embedding a command for operating the extension function, and
wherein when the extension function providing medium is attached to said bus through said interface, the script is sent to said host arithmetic operation processing block side and a function of the extension function providing medium is operated corresponding to the command embedded in the script.

2. The digital signal processing apparatus as set forth in claim 1,

wherein each of said plurality of digital signal processing blocks includes means for interpreting a command received through said bus and executing the command.

3. The digital signal processing apparatus as set forth in claim 1,

wherein the command is a high layer command that does not depend on hardware and that is not on real time basis.

4. The digital signal processing apparatus as set forth in claim 1,

wherein the command is described and embedded in a script of hypertext,
wherein the hypertext is interpreted by a browser and a picture for operating the extension function is displayed, and
wherein a command corresponding to the function is embedded and displayed in the picture for operating the extension function.

5. A digital signal processing system, comprising:

a digital signal processing apparatus having:

a plurality of digital signal processing blocks and a host arithmetic operation processing block as functions necessary for processing a digital signal,
a bus for connecting said host arithmetic operation processing block and said plurality of digital signal processing blocks, and

an interface for an extension function providing medium connected to said bus; and an extension function providing medium attached to said interface of the extension function providing medium on the digital signal processing side,
wherein said extension function providing medium has:

means for accomplishing an extension function; and
a script embedding a command for operating the extension function, and
wherein when said extension function providing medium is attached to said bus through said interface, the script is sent to said host arithmetic operation processing block side and a function of said extension function providing medium is operated corresponding to the command embedded in the script.

6. The digital signal processing system as set forth in claim 5,
wherein each of said plurality of digital signal processing blocks includes means for interpreting a command received through said bus and executing the command.

7. The digital signal processing system as set forth in claim 5,
wherein the command is a high layer command that does not depend on hardware and that is not on real time basis.

8. The digital signal processing system as set forth in claim 5,
wherein the command is described and embedded in a script of hypertext,
wherein the hypertext is interpreted by a browser and a picture for operating the extension function is displayed, and
wherein a command corresponding to the function is embedded and displayed in the picture for operating the extension function.

9. An extension function providing method, comprising the steps of:

structuring functions necessary for processing a digital signal as a plurality of digital signal processing blocks and a host arithmetic operation processing block;
connecting the host arithmetic operation processing block and the plurality of digital signal processing blocks through a bus; and
providing an interface for an extension function

5

10

15

20

25

30

35

40

45

50

55

providing medium connected to the bus, wherein the extension function providing medium has:

means for accomplishing an extension function; and
a script embedding a command for operating the extension function, and
wherein when the extension function providing medium is attached to the bus through the interface, the script is sent to the host arithmetic operation processing block side and a function of the extension function providing medium is operated corresponding to the command embedded in the script.

10. The extension function providing method as set forth in claim 9,
wherein each of the plurality of digital signal processing blocks includes means for interpreting a command received through the bus and executing the command.

11. The extension function providing method as set forth in claim 9,
wherein the command is a high layer command that does not depend on hardware and that is not on real time basis.

12. The extension function providing method as set forth in claim 9,
wherein the command is described and embedded in a script of hypertext,
wherein the hypertext is interpreted by a browser and a picture for operating the extension function is displayed, and
wherein a command corresponding to the function is embedded and displayed in the picture for operating the extension function.

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9

EP 1 146 736 A1




Fig. 10




Fig. 11




Fig. 12




Fig. 13





Fig. 14



DESCRIPTION OF REFERENCE NUMERALS

- 10 BUS
- 11 HOST MPU BLOCK
- 12 AV SIGNAL PROCESSING BLOCK
- 13 FRONT END BLOCK
- 14 INTERFACE BLOCK
- 15 PLUG-IN INTERFACE BLOCK
- 16 BUILT-IN FEATURE BLOCK
- 48, 58, 68, 78, 88 ENCRYPTION ENCODER / DECODER

INTERNATIONAL SEARCH REPORT		International application No. PCT/JP00/08113
A. CLASSIFICATION OF SUBJECT MATTER Int.Cl ⁷ H04N5/44		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) Int.Cl ⁷ H04N5/44, H04L12/28-46		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Jitsuyo Shinan Koho 1922-1996 Toroku Jitsuyo Shinan Koho 1994-2001 Kokai Jitsuyo Shinan Koho 1971-2001 Jitsuyo Shinan Toroku Koho 1995-2001		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	JP, 8-79641, A (Toshiba Corporation), 22 March, 1996 (22.03.96), Full text & EP, 700205, A & US, 5838383, A	1-12
Y	JP, 5-284524, A (Toshiba Corporation), 29 October, 1993 (29.10.93), Full text (Family: none)	1-12
Y	JP, 9-503108, A (Bell Communications Research Inc.), 25 March, 1997 (25.03.97), Full text & EP, 746920, A & US, 5600643, A	1-12
<input type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubt on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed		
Date of the actual completion of the international search 29 January, 2001 (29.01.01)	Date of mailing of the international search report 13 February, 2001 (13.02.01)	
Name and mailing address of the ISA/ Japanese Patent Office	Authorized officer	
Facsimile No.	Telephone No.	

Form PCT/ISA/210 (second sheet) (July 1992)